CTION

ACCUMULAT REGISTEF

COU

32-BIT ADDER

CIN GLE 32

32

FREQUENCY CONTROL REGISTER

FCLD

32

FREQUENCY CONTROL WORD BUFFER REGISTER

BRCLK



85 MHz Direct **Digital Synthesizer**

AD9955

FEATURES

100 MHz Typical/85 MHz Minimum Clock Rate 32-Bit Phase Accumulator **12-Bit Sine Output** >90 dB Spurious Free Dynamic Range **Continuous Frequency Update On-Board Data Ready Signal**

APPLICATIONS Frequency Synthesizers

PSEL BREN

F [0:31] (

DDS Tuning **Digital Demodulation FM Modulators**

GENERAL DESCRIPTION

DIAGRAM

TER WA

12-BIT REGISTER

The AD9955 is a 100 MHz direct digital synthesizer for frequency synthesis applications. It comprises a 32-bit phase accumulator and a 15-bit phase-to-12-bit sine amplitude converter. The control logic is CMOS compatible, and the clock input is TTL. CMOS outputs are latched on board, and a data ready signal is provided.

Designed for applications in communications, instrumentation, and military systems, the AD9955 can be combined with a clock reference and a DAC such as the AD9713B or AD9721 to form a digitally-controlled analog frequency reference.

The AD9955 is available in an 80-lead plastic quad flatpack (PQFP) for commercial (0°C to +70°C) temperature range applications. Contact the factory for information concerning the availability of a military temperature range device.

TCMS

12-BIT GISTER

CLOCK

CLK

SIN (

DATA

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

$\label{eq:added} \begin{array}{l} \textbf{AD9955} \longrightarrow \textbf{SPECIFICATIONS} \\ \textbf{ELECTRICAL CHARACTERISTICS} (+V_{s} = +5 \text{ V}; \text{ } f_{\text{CLK}} = 40 \text{ } \text{MHz}; \text{ } \textbf{C}_{L} = 20 \text{ } \text{pF}, \text{ } \text{unless otherwise noted}) \end{array}$

	T	Test	Ma	AD9955	Maria	TT-14
Parameter (Conditions)	Temperature	Level	Min	Iyp	Max	Units
CMOS INPUTS ¹						
Logic "1" Voltage	Full	II	3.5			V
Logic "0" Voltage	Full	II			1.5	V
Logic "1" Current	Full	II			1.0	μA
Logic "0" Current	Full	II			-1.0	μA
Input Capacitance	+25°C	V		10		pF
CMOS OUTPUTS						
Logic "1" Voltage (V _{III})	Full	II	4.5			V
Logic "0" Voltage (V _{II})	Full	II			0.4	V
Logic "1" Current	Full	II			12	mA
Logic "0" Current	Full	II			12	mA
Output Capacitance	+25°C	V		3		pF
TTL-INPXTS ²						
Logic "1" Voltage	Full	IV	2.0			v
Logic '0" Voltage	Full	II			0.8	V
Logic 1" Current	Full	II			1.0	щA
Logie "0" Current	Full	II			-1.0	μA
Input Capacitance	+25°C	V		4		pF
POWER SUPPLIES	$\langle / / \rangle$	\mathbf{N}				
$+V_{s}$ Current ³						
CLK = 50 MHz	Full	1 tv /		120	160	mA
CLK = 100 MHz	+25%			240		mA
Nominal Power Dissipation						$1 \sim$
CLK = 50 MHz	+25°C	V V		600		mW
CLK = 100 MHz	+25°C	V	$\forall I L$	1.2		
Relative to Frequency	+25°C	V		11.5		mW/MHz
AC SPECIFICATIONS ⁴				\checkmark	1 1	
Clock Undate Rate (CLK) ⁵	Full	IV	85	100	\Box $ $	MILT-
Frequency Undate Rate (BRCLK) ⁶	Full	IT	40	100	L	MLIZ
Clock Pulse Width	1 un		40			MITIZ
CI K Digital "1"	Full	IV	7.9	57		20
CLK Digital "0"	Full	IV	3.8	2.2		115
Frequency Undate Pulse Width	1 un		5.0	2.2		115
BRCI K Digital "1"	Full	II	10			ne
BRCLK Digital "0"	Full	II	10			ns
Input Rise/Fall Times	1 un		10			115
CLK Rise Time	Full	IV			2	ns
CLK Fall Time	Full	IV			2	ns
BRCLK Rise Time	Full	IV			5	ns
BRCLK Fall Time	Full	IV			5	ns
BRCLK Input Timing					2	115
Setup Time $(t_{cs}, t_{rs})^7$	Full	п	5	2		ns
Hold Time $(t_{CS}, t_{ES})^7$	Full	IV	5	1.8		ns
CLK Input Timing				110		
Setup Time $(t_{r,s})^8$	Full	IV	2.0	0.7		ns
Hold Time $(t_{r,H})^8$	Full	IV	2.0	0.7		ns
RESET 0 Timing				017		110
Setup Time $(t_{\rm ps})^9$	Full	IV	6			ns
Hold Time (tax) ⁹	Full	IV	6			ns
Output Timing Characteristics						110
Data Output Delay (top) ¹⁰	Full	IV	3.4	6.1	8.7	ns
DRDY Output Delay (top) ¹⁰	Full	IV	4.7	7.5	10	ns
Output Data Setup Time $(t_{cs})^{11}$	Full	IV	0.8	1.9	10	ns
Carry Output Delav ¹²	+25°C	v	0.0	7 7		ns
Spurious-Free Dynamic Range (SFDR)				1.1		115
Worst Case Spur ¹³	+25°C	V		>90		dBc
Latency of Initial Data ¹⁴	+25°C	v		14		Clock Cycles
		L *	I	14		CIOCK Cycles

-2-

NOTES

¹Includes F[0:31], PSEL, BREN, FCLD, CIN, TGLE, BRCLK, TCMS, and RST0.

²Only the clock (CLK) is TTL compatible.

 ${}^{3}f_{OUT} = 1/2 f_{CLK}$. See performance curves.

⁴Nominal conditions ($V_{IH} = 3.4 \text{ V}$; $V_{IL} = 0.4 \text{ V}$). ⁵Based on minimum clock pulse width duty cycle (68% HIGH @ 85 MHz).

⁶This specification defines the maximum rate at which the output frequency tuning word (F[0:31]) can be updated.

⁷Referenced to 2.5 V point of rising edge of BRCLK, specified for F[0:31], BREN. ⁸Referred to rising edge of CLK, specified for FCLD. CIN setup time is typically 1.2 ns, specified for FCLD, CIN.

9Referred to 1.6 V point of the rising edge of CLK. See Timing Diagram.

¹⁰Referenced to 1.6 V point of the rising edge of CLK for 1.6 V point of the rising/falling edge of SIN [0:11]; or the falling edge of DRDY. Load is shown below.

¹¹Referenced from 1.6 V point of the rising/falling edge of SIN[0:11] to 1.6 V point of the falling edge of DATA READY. Specified driving AD9713B; no additional capacitive load.

NOTES

¹²Referenced from 1.6 V point of rising edge of CLK to 1.6 V point of the rising/falling edge of COUT.

¹³Based on proprietary phase-to-sine algorithm, TGLE HIGH.

14Referred to CLK for FCLD high. See Timing Diagram.

EXPLANATION OF TEST LEVELS

Test Level 100% production tested. 100% production tested at +25°C; parameter is ſΤ by design and characterization at tempguaran reed erature extremes III Sample tested only neter guaranteed characterization ara hv ign test ng V Pa eter is a typ al value onl Parameters based on characterization on 6 sigma estin lim ased a normal distribution; typical values are the mean of he str ution.

ABSOLUTE MAXIMUM RATINGS¹

²Typical thermal impedance; part soldered in place:

Supply Voltage $(+V_S)$ -0.5 V to $+7$ V
Input Voltage
Output Voltage Swing $\ldots \ldots \ldots \ldots -0.5$ V to $+V_S + 0.5$ V
Operating Temperature Range (Ambient) 0°C to +70°C
Maximum Junction Temperature ² +150°C
Storage Temperature Range
Lead Temperature (soldering, 10 seconds) +250°C

¹Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package		
AD9955KS-661	0°C to +70°C	80-Terminal Plastic		
AD9955KS-6 ²	0°C to +70°C	Quad Flatpack 80-Terminal Plastic		
AD9955/PCB	N/A	Quad Flatpack DDS Evaluation Board		

66 units are snipped in a standard JEDEC tray; mini-y is 66 units (1 full tray). Mo lel AD9955KS mum order quanti

AD9955KS-6 uni s are shipped in a nonstandard tray mum order uantity is 6 units (1 full tray). Three nonstandard trays ill fit in a stanvoutline, allowing use with standard assembly equipment dard JEDEC tra

ontact factory for details. NOTE: All units are dry packed to inhibit moisture abs orption nits which

are exposed to air for more than 48 hours should be ba 24 hours at red +125°C prior to assembly.



AD9955 Load Circuit

NOTES

 $\theta_{JA} = 62^{\circ}C/W$ $\theta_{\rm JC} = 7^{\circ}{\rm C/W}.$

AD9955 PIN DESCRIPTIONS

Name	Description	Name	Description
GND	Ground Reference Voltage Connection.		Frequency Control Register (Δ phase) as
$+V_{S}$	Positive voltage power connection, nominally +5 V.		$(\Delta phase)$
BRCLK	Buffer Register Clock. Data inputs are loaded into		$f_{OUT} = f_{CLK} \left(\frac{1}{2^{32}} \right)$
	the Frequency Control Word Buffer Register on the rising edge of BRCLK when register is enabled		Binary data format of 12-bit samples is either twos complement or unsigned magnitude, determined by
CLK	(BREN input at Logic 1).		TCMS signal.
F[0:31]	system Clock. Continuous 11L signal for synchronizing all internal operations, except loading of Frequency Control Word Buffer Register; rising edge initiates synchronization. 32 parallel data inputs for loading frequency tuning word.	RST0	Reset Phase to Zero Signal. Activates synchronous reset of the Phase Accumulation Register to a binary value of "0," or zero radians. Reset is enabled when RST0 is a Logic "1" and takes place on rising edge of system clock (CLK). Normally low.
BREN	Buffer Load Enable Signal. Enables loading of data	COUT	Carry-Out signal output of the 32-bit adder in the
$\left(\right)$	into the Frequency Control Word Buffer Register. If BREN is logic 9," register retains its contents. If		phase accumulator; used for stacking two AD9955 units for 64-bit DDS. Normally allowed to float.
	BREN is Logic)1," the Frequency Control Word	PSEL	Parallel/Serial Frequency Control Word Buffer
	Buffer Register either (1) parallel loads the data		Input Selector. Selects mode for loading the Buffer
\searrow	serially shifts data present st F[3N input (PSEL =	$\backslash \square$	Register. If a load is enabled (BREN = "1"), and PSEL is a Logic "1" data is perplied loaded into the
		/ / /	Frequency Control Word Buffer Register from the
FCLD	Frequency Control Load Enable Signal. FCLD =		F0:31] inputs on the next rising edge of BRCLK. In
	HIGH enables loading of data from Frequency		a load is enabled and ISEL is a Logic "0," data is
	Control Register. Loading takes place on next rising	I L	serially shifted into the Frequency Control Word Buffer Register from the FIK11 input on rising edge of
	edge of CLK signal. FCLD = LOW disables		BRCLK.
	loading of data.		
DRDY	Data Ready Signal. Output data (SIN [0:11]) is		PIN DESIGNATIONS
	valid on the rising edge of DRDY, which tracks		
	temperature. The duty cycle of DRDY is dependent		SEL CLD SPEN
	on the duty cycle of the CLK input. The DRDY		66 66 66 66 51 12 12 12 12 12 12 12 12 12 12 12 12 12
	signal should be used only for applications which	GND 1	64 GND
	operation over a wide temperature range. Normally	+V ₅ 2	63 +V _S
	allowed to float.	GND 3	62 DRDY
CIN	Carry-In signal is provided as the carry input to the	F0 (MSB) 5	60 SIN0 (MSB)
	least significant bit (LSB) of the 32-bit adder in the	F1 6	59 SIN1
	input only if the TGLE signal is a logic zero; carry	F2 7 F3 8	58) SIN2
	has 1 LSB weight, and is used for stacking units for	F4 9	AD9955 56 GND
	64-bit DDS. Normally tied to ground.	F5 10	(Not to Scale) 55 SIN4
TGLE	Carry Toggle Enable. When HIGH, the CIN signal	F7 12	53 SIN6
	is disabled, and the Carry-In toggles internally	F8 13	52 SIN7
	cycle to reduce the worst case spurious response of	F10 15	50 SIN8
	the digital output signal by 3.92 dB. Normally tied	F11 16	49 SIN9
	to ground.	F12 17 F13 18	48 SIN10 47 SIN11 (LSB)
TCMS	Twos Complement/Magnitude Mode Select. Selects	F14 19	46 GND
	If TCMS is a Logic "1." format of output data at	F15 20	2 45 +V _S
	SIN[0:11] is in twos complement format. If TCMS	GND 22	43 TCMS
	is a Logic "0," data is binary unsigned magnitude	BRCLK 23	42 GND
01510 113	tormat. Normally tied to ground.	F 10 24	
SIN[0:11]	12 parallel data bits comprising the sine data output.		1 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 = 2 =
	requency of the sine data outputs is defined by the		

-4-

REV.0



Figure 1. Block Diagram of DDS Generator

DDS

Direct digital synthesis (DDS) is a method of deriving a wideband, digitally controlled frequency (sine wave) synthesizer from a single reference frequency (system clock).

The circuit has three major components:

- 1. Phase accumulator
- 2. Phase-to-amplitude converter
- 3. Digital-to-analog converter

These major stages and their relationships to one another are illustrated in the block diagram shown above.

The phase accumulator is a digital device which generates the phase increment of the output waveform. Its input is a digital word which (with the reference oscillator) determines the frequency of the output waveform. The output of the phase accumulator stage represents the current phase of the generated waveform. In effect, the accumulator serves as a variablefrequency oscillator generating a digital ramp. The frequency of the signal is defined by Δ phase as

$$f_{OUT} = \frac{\Delta phase}{\Delta phase} f_{CLOCK} = \frac{\Delta phase}{2^N} f_{CLOCK}$$

Translating phase information from the phase accumulator into amplitude data takes place in the phase-to-amplitude converter. This is most commonly accomplished by means of a look-up table (LUT) stored in memory, but may be calculated instead using a digital algorithm to minimize circuit complexity and/or increase the update rate.

In the final step of frequency synthesis, amplitude data is converted into an analog signal. This is done by a digital-to-analog (D/A) converter which must have good linearity; low glitch impulse; and fast, symmetrical rise and fall times. When it does, the frequency synthesizer is able to produce a spectrally pure waveform.



nal devices necessary to implement a high speed DDS system.

Phase Accumulator Architecture

The phase accumulator is comprised of 8 pipelined, 4-bit adder cells to achieve the typical 100 MHz operation. The pipelined accumulator requires the use of input data alignment registers between the frequency control register and the accumulator to maintain the phase-coherent switching characteristics of the DDS. The alignment registers on the 16 least significant bits of the accumulator were eliminated to save power and reduce the number of pipeline delays; this results in a maximum phase discontinuity of 0.005°.



Figure 3. Power Supply Current vs. Output Frequency

additional feature of the AD9955 a ccumulator s controlle by the TGLE pin. With this pin tied HIGH, the CIN pin is disabled and the carry input is internally toggled on successive clock cycles. The toggling of the carry input has two major benefits. The theoretical worst case spur is reduced by 3.92 dB. making the worst case spurious free dynamic range of the SIN[0:11] outputs 90.3 dBc. In addition, the DDS spur performance is made more consistent versus frequency due to the randomizing of the errors introduced by possible DAC nonlinearities.

Resetting the AD9955

The synchronous reset function (RST0) resets the output of the phase accumulator to zero radians, allowing the user to initialize the AD9955 from a known state. A reminder: the RSTO signal does not affect the contents of the alignment registers on either side of the adders. To properly reset the AD9955 to zero radians $(SIN[0:11] = 1000\ 0000\ 0000)$, perform the following steps in the order listed:

- 1. Frequency input should be preloaded to zero (F[0:31] = 0;see loading the AD9955).
- 2. Four clock cycles must pass to clear the prealignment registers.
- 3. The RSTO signal should go HIGH for at least 12 ns, and meet required setup (t_{RS}) and hold (t_{RH}) times.
- 4. Nine additional clock cycles must pass to clear the postalignment registers and allow the new tuning word (0 radians) to propagate through the phase to sine amplitude conversion circuitry.

Critical timing and pipeline delays required for resetting the AD9955 are illustrated in the reset timing diagram. After the RSTO signal is returned to LOW, a new frequency can be



will remain at the midscale value for 14 clock cycles while the new tuning word propagates through the AD9955.

Loading the Frequency Control Word

For convenience, the frequency control register is double buffered at the inputs to allow asynchronous loading of a new frequency control word. The frequency control word buffer register can be loaded in either parallel (PSEL = HIGH) or serial (PSEL = LOW) mode. The data is clocked on the rising edge of the BRCLK signal when the BREN pin is held HIGH. In serial mode, the data is fed through the LSB (F[31]) and requires multiple clock edges to shift in data.

Once new frequency data is loaded into the frequency control word buffer, it is passed into the frequency control register on the next rising edge of the CLK signal following a HIGH signal on the FCLD pin. The new frequency control word is then used as the input to the phase accumulator and it begins to accumulate at the new rate. The Parallel Mode Timing diagram illustrates the critical timing relationships for loading new frequency data into the AD9955 from the reset condition; these relationships remain the same for any arbitrary condition.

Phase to Sine Architecture

The phase to sine amplitude converter calculates the sine amplitude using a proprietary algorithm for the first 90° of the sine cycle, and takes advantage of the symmetry of the waveform to calculate the remaining quadrants. Only the 15 most significant bits of the phase accumulator output are needed to achieve the 12-bit accuracy of the SIN[0:11] outputs.

In normal operation (TGLE = LOW), the frequency tuning word may take on both odd and even values. Odd frequency input words will result in a spurious free dynamic range (SFDR) of 90.3 dBc, while even frequency words may have spurious frequency content as high as 86.4 dBc. The carry toggle feature discussed above guarantees a worst case SFDR of the frequency tuning words of 90.3 dBc.

The architecture and implementation of the phase to sine algoithm uses several compression techniques to reduce the amount of internal memory required, and to guarantee a minimum throughput rate of 85 MHz, a new benchmark for CMOS DDS circuits. Accordingly, the CDK input is TTL logic compatible, and buffered internally to minimize input capacitance. Although most devices will operate with a 50% duty cycle on CLK input, guaranteed operation at 85 MHz will require adjustment of clock duty cycle (see specification table). All other inputs and outputs are CMOS logic compatible.

SIN Outputs

The SIN[0:11] outputs of the phase to sine conversion circuitry are latched at the output to minimize data skew. The TCMS control signal specifies the format of the output data as either binary unsigned magnitude or two's complement format. The output data is valid on the rising edge of the data ready signal (DRDY), and is designed to track the temperature variation of the output data. The DRDY signal is not recommended for clocking the DAC because of phase uncertainty (jitter). The parallel mode timing diagram also illustrates the timing relationships relevant to capturing the output data, and also the pipeline delays associated with loading a new frequency word. The curves below show the typical propagation delays of SIN[0:11] and DRDY vs. temperature.





Figure 6. Output Delay vs. Ambient Temperature

Applications Information

The AD9955 can be used in digital demodulation applications to provide a digital frequency reference, or combined with a DAC to provide an analog frequency reference. In the latter application, a DAC with exceptional ac performance is required. The diagram below gives a recommended hookup for a complete direct digital synthesizer employing the AD9955 and the AD9721, a 10-bit 100 Msps DAC.

As in all high speed applications, proper layout is critical; it is particularly important when both analog and digital signals are involved. Analog signal paths should be kept as short as possible, and properly terminated to avoid reflections.

Digital signal paths should also be kept short, and run lengths matched to avoid propagation delay mismatch. In the diagram, series resistors (130 ohms) are inserted in the connections between the SIN[0:9] outputs of the AD9955 and the data inputs of the AD9721 (D_1 - D_{10}) to reduce data feedthrough effects and to insure that the setup and hold times of the AD9721's input register are met over the commercial temperature range (0°C to +70°C).

Layout of the ground circuit is a critical factor. A single, low impedance ground plane will reduce noise on the circuit ground. Power supplies should be capacitively coupled to the ground plane to reduce noise in the circuit. Multilayer boards allow designers to lay out signal trace, without interrupting the ground plane, and provide low impedance power planes.

Evaluation Board An evaluation board is available which combines the (D9955 and either the AD9713B, an 80 Msps 12-bit DAC, or the AD9721, a 10-bit 100 Msp DAC, both of which are supplied with the board. This simplifies the task of evaluating and characterizing the DDS synthesizer. The block diagram shown in Figure 9 illustrates its operation. For more information, please consult the AD9955/PCB data sheet.











Figure 11. AD9955/AD9721 Output Spectrum





AD9955/AD9721 50 MSPS 16.60 MHz 10dB/



Figure 15. AD9955/AD97212 Output Spectrum



Figure 18. AD9955/AD9721 Output Spectrum

SPAN 2.50 MHz

CENTER 26.500 MHz

Figure 21. AD9955/AD9721 Output Spectrum

SPAN 2.50 MHz

CENTER 33.00 MHz

Table I.	Recommended	Operation
----------	-------------	-----------

	Input Voltage			
Parameter	Min	Nominal	Max	
$+V_{S}$	4.75	5.0	5.25	
CLK	0	TTL	$+V_s$	
BRCLK, PSEL, BREN,	0	CMOS	$+V_s$	
FCLD, CIN, TGLE,				
TCMS, RSTO, F[0:31]				

MECHANICAL INFORMATION

