# 100MHz Quadrature Signal Generator Model 408A 



The 408 A is a 100 MHz Direct Digital Synthesized Signal Generator in a small table-top shielded enclosure. The 408A generates Sine/Cosine and ACMOS/TTL output signals simultaneously up to 100 MHz in $1 \mu \mathrm{~Hz}$ steps under serial control. The RS232 interface uses simple text commands to control the module and allows non-volatile storage of all settings. The 408 A is equipped with a $\pm 2 \mathrm{ppm}$ VCTCXO clock or it can be set to accept an external clock source up to 300 MHz . Up to four Model 408A can be mounted in a single 1U rack using the optional rack adapter. The 408A operates from +12 VDC supplied by a provided AC-line adapter. SOF8 host software included.

## Specifications:

## OUTPUTS

TYPES: Sine, Cosine and ACMOS/TTL simultaneously. IMPEDANCE: $50 \Omega$.
RANGE: 100 Hz to 100 MHz in $1 \mu \mathrm{~Hz}$ steps (int. clock). SINE/COS AMPLITUDE: approximately +7 dBm ( 0.5 V rms ) into $50 \Omega$ load. Programmable from 0/4096 to 4095/4096 of Full Scale (12 bits internal control). FLATNESS: $\pm 3 \mathrm{~dB}$ from 10 kHz to 100 MHz referenced to amplitude at 30 MHz , stable to $< \pm 1 \mathrm{~dB}$ from $18-28^{\circ} \mathrm{C}$.

## ACMOS/TTL AMPLITUDE

$\mathrm{V}_{\mathrm{OL}}<0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}>2.5 \mathrm{~V}$ into a 15 pF load. $\mathrm{T}_{\mathrm{r}, \mathrm{f}}<5 \mathrm{~ns}$. Duty Factor: 45-55\%. $50 \Omega$.

## CONTROL

Output frequencies, phase ( 14 bits) and modes are controlled by an RS232 serial port at 19.2 kbaud . All serial settings can be saved in non-volatile memory. (some modes require external parallel connection: consult factory)

## ACCURACY AND STABILITY

Accuracy: $< \pm 2 \mathrm{ppm}$ at $10-40^{\circ} \mathrm{C}$. Stable to an additional $\pm 3$ ppm per year, $18-28^{\circ} \mathrm{C}$. (Internal Clock)

## EXTERNAL CLOCK IN

LEVEL: $0.35-2.5 \mathrm{Vrms}$ Sine or Square Wave. $50 \Omega$.
FREQUENCY: 5 MHz to 75 MHz . Multiplier of 4 x to 20 x selected via control port (may be bypassed for up to 300 MHz direct input). Output may require additional filtering for optimum performance when external clock is
used. Clock source selected by internal jumper.
SPECTRAL PURITY (Typ. $50 \Omega$ load, internal clock)
Phase Noise: <-140dBc, 10kHz offset, 5MHz out.
Spurious: $<-70 \mathrm{dBc}$ below 10 MHz (typ. 200MHz
span)
<-65dBc below 40MHz
$<-50 \mathrm{dBc}$ below 100 MHz
Harmonic: $<-65 \mathrm{dBc}$ below 1 MHz
$<-60 \mathrm{dBc}$ below 10 MHz
$<-50 \mathrm{dBc}$ below 20 MHz
$<-40 \mathrm{dBc}$ below 50 MHz
$<-35 \mathrm{dBc}$ below 100 MHz

## SWITCHING TIME

RS232 control depends upon host speed and commands sent, typ. <10ms for a new frequency.

## POWER REQUIREMENTS

+12Vdc, (10-19Vdc) <1.0 Amp, AC line to DC adapter provided. Reverse voltage and over-current protected.

## SIZE

$39 \mathrm{~mm} \mathrm{H}, 107 \mathrm{~mm}$ W, 172 mm L , not including connectors.

## CONNECTORS

Front panel BNCs for Cosine (I), Sine (Q) and Clock Out. Rear panel BNC for EXT CLK IN and rear panel DE9 for RS232. Rear panel 2.5 mm power receptacle for +12 V IN.

| RS232 Command | Function |
| :---: | :---: |
| F0 xx.xxxxxxxxxxxx | Set Frequency in MHz to nearest $1 \mu \mathrm{~Hz}$. Decimal point required. |
| F1 xx.xxxxxxxxxxxx | Start Frequency in MHz to nearest $1 \mu \mathrm{~Hz}$. Decimal point required. Same as F0 if Mode 0 is selected. |
| F2 Xx.xxxxxxxxxxxx | Stop Frequency in MHz to nearest $1 \mu \mathrm{~Hz}$. Decimal point required. Modes 1 and 2. |
| Fd Xx. ${ }^{\text {Pxxxxxxxxxxx }}$ | Delta Frequency in MHz. Software sets to nearest $1 \mu \mathrm{~Hz}$. Decimal point required. |
| E x | x=D for Echo Disable, x=E for Echo Enable |
| Q x | x=D for Q-channel Disable, x=E for Q-channel Enable |
| R | Reset. This command resets the 408A. EEPROM data is preserved and, if valid, is used upon restart. This is the same as cycling power. |
| CLR | Clear. This command clears the EEPROM valid flag and restores all factory default values. |
| Px N | Set Phase. N is an integer from 0 to 16383 . Phase is set to $\mathrm{N}^{*} 360^{\circ} / 16384$ or $\mathrm{N} * \pi / 8192$ radians. Sets either the phase P1 or P2 depending upon the value of x ( 1 or 2 ). The I and Q outputs are always nominally $90^{\circ}$. In Mode 0 , this sets the static phase. In Mode 4 , the phase is either P1or P2 depending upon the state of Pin 8 of the parallel connector. |
| A x | $\mathrm{x}=\mathrm{E}$ for ACMOS/TTL Enable, $\mathrm{x}=\mathrm{D}$ for ACMOS/TTL Disable |
| S | Saves current state into EEPROM and sets valid flag. State used as default upon next power up or reset. Use the "CLR" command to return to default values. |
| QUE | Return present frequency, phase and status. Returns an 80 -character string of all internal settings: hexadecimal format. See Table 7. |
| M N | Mode command. N is $0,1,2,3$ or 4.0 is Single Tone, 1 is FSK (pin 8 of parallel port is active), 2 is Triangular Ramped Frequency, 3 is Chirp Frequency and 4 is BPSK (pin 8 is active). Defaults to Mode 0 upon turn-on, unless another mode is saved. Some modes require external connections. See Appendix A of the DDS8m manual. |
| Td N | Time at each Fd (see Appendix A). N is an integer from 0 to a maximum value of $2^{20}-1$ or 1048575. Applies to modes 2 and 3 only. Approximately 3.5 ns increments using internal clock. In mode 2, frequency ramps from F1 to F2 and returns to F1 continuously in steps of Fd at time intervals of Td. |
| Tr N | Repeat time in mode 2 and 3. In mode 3, the frequency will ramp starting at F1 in steps of Fd , at time intervals Td, until Tr times out, repeating continuously from F1. N is an integer between 5 and $2^{32}-1$ (4294967295). Approximately 7.0 ns increments with the internal clock. A 3.3V CMOS level pulse at the start of each ramp is provided on Pin 10 of the parallel I/O connector. Approximately 40ns (8 system clocks) wide for the internal clock. In Mode 2, Tr sets the timing of an external trigger pulse on Pin 10 of the parallel interface. |
| Vx N | Set voltage level of output. In default, the amplitude is set to the maximum: approximately +7 dBm into $50 \Omega$. N can range from 0 (off) to 4095 (no decimal point allowed). Voltage level is scaled to $\mathrm{N} / 4096$. x is I or Q to set the amplitude on the I or Q channel. If $\mathrm{N}>4095$, the scaling is turned off and both outputs are set to maximum. Overrides the " z " command. |
| Kp aa | Set PLL reference multiplier constant. Must be one Hex byte as two characters. Legal values are 1 (bypass PLL) and 4 to $20\left(01_{h}, 04_{\mathrm{h}}\right.$ to $14_{\mathrm{h}}$ ). |
| 2 N | Turns on $30 \%$ Amplitude Modulation of Cosine (I) channel output. N is the frequency of modulation in 100 Hz steps, 900 Hz maximum (9). $\mathrm{N}=0$ turns off modulation. Use of this command overrides the V command on the I channel. Entering any "M" command turns off modulation. |
| $B$ aadd | Set a data byte "dd" at address "aa" in Hex. Allows setting of all internal registers. "aa" is in the range of $00_{h}$ to $27_{h}$ while "dd" is from $00_{h}$ to $\mathrm{ff}_{\mathrm{h}}$. No error checking, other then correct format, is performed. It is possible to set the 408A into a nonfunctional state requiring a power cycle to recover with this command. |

